Method for manufacturing semiconductor device and semiconductor device

ABSTRACT

A semiconductor device includes a first and second fin-shaped semiconductor layers on a substrate, which correspond to the dimensions of a sidewall pattern around a dummy pattern. A first insulating film is around the first and second fin-shaped layers. A first and second pillar-shaped semiconductor layers reside on the first and second fin-shaped layers, respectively. N-type and P-type diffusion layers are in upper portions of the first and second fin-shaped layers, respectively, and in upper and lower portions of the first and second pillar-shaped layers, respectively. First and second gate insulating films and first and second metal gate electrodes reside around the first and second pillar-shaped layers, respectively. A metal gate line is connected to the first and second metal gate electrodes and extends in a direction perpendicular to the first and second fin-shaped layers.

RELATED APPLICATIONS

This application is a continuation application of U.S. patent application Ser. No. 14/066,095, filed Oct. 29, 2013, now U.S. Pat. No. 8,916,478, which is a Continuation-In-Part (CIP) application of U.S. patent application Ser. No. 13/693,524, filed Dec. 4, 2012, now U.S. Pat. No. 8,772,175, which pursuant to 35 U.S.C. §119(e), claims the benefit of the filing date of Provisional U.S. Patent Application Ser. No. 61/577,189 filed Dec. 19, 2011. The entire content of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Technical Field

The present invention relates to a method for manufacturing a semiconductor device and to a semiconductor device.

2. Description of the Related Art

Semiconductor integrated circuits, particularly integrated circuits using MOS transistors, are increasing in integration. With increases in integration, MOS transistors used in the integrated circuits are increasingly made finer up to a nano region. Finer MOS transistors have the problem of difficulty in suppressing leak currents and difficulty in decreasing the areas occupied by circuits because of the demand for securing necessary amounts of currents. In order to resolve the problem, there have been proposed surrounding gate transistors (SGT) having a structure in which a source, a gate, and a drain are disposed in a direction vertical to a substrate, and the gate surrounds a pillar-shaped semiconductor layer (for example, Japanese Unexamined Patent Application Publication Nos. 2-71556, 2-188966, and 3-145761).

By using a metal for a gate electrode instead of using polysilicon, depletion can be suppressed, and the resistance of the gate electrode can be decreased. However, a manufacturing process after a metal gate is formed must be one in which metal contamination by the metal gate is always taken into consideration.

In addition, in order to satisfy both a metal gate process and a high-temperature process for usual MOS transistors, a metal gate last process is used for actual products, in which a metal gate is formed after a high-temperature process (IEDM 2007 K. Mistry, et. al., pp. 247-250). The gate is formed using polysilicon, and then an interlayer insulating film is deposited. Then, the polysilicon gate is exposed by chemical mechanical polishing and etched, followed by deposition of a metal. Therefore, in order to satisfy both the metal gate process and the high-temperature process, the metal gate last process must be used for SGT, in which a metal gate is formed after the high-temperature process. Since, in the SGT, the top position of the pillar-shaped silicon layer is higher than the gate, some consideration is required for using the metal gate last process.

In addition, usual MOS transistors use a first insulating film in order to decrease a parasitic capacitance between gate line and a substrate. For example, in FINFET (IEDM 2010 CC. Wu, et. al., 27.1.1-27.1.4.), a first insulating film is formed around a fin-shaped semiconductor layer and then etched back to expose the fin-shaped semiconductor layer, thereby decreasing the parasitic capacitance between the gate line and the substrate. Also, in SGT, the first insulating film must be used for decreasing the parasitic capacitance between the gate line and the substrate. The SGT includes the pillar-shaped semiconductor layer in addition to the fin-shaped semiconductor layer, and thus some consideration is required for forming the pillar-shaped semiconductor layer.

On the other hand, FIN FET has been known, in which two transistors are formed from one dummy pattern (for example, Japanese Unexamined Patent Application Publication No. 2011-71235). A sidewall is formed around the dummy pattern and used as a mask for etching a substrate to form a fin, thereby forming two transistors from one dummy pattern.

Since the two transistors are formed, one of the transistors can be used as an nMOS transistor and the other one can be used a pMOS transistor.

SUMMARY OF THE INVENTION

Accordingly, an object is to decrease a parasitic capacitance between a gate line and a substrate, provide a CMOS SGT manufacturing method for forming nMOS SGT and pMOS SGT from one dummy pattern using a gate last process, and provide a resulting SGT structure.

Solution to Problem

A method for manufacturing a semiconductor device of the present invention includes: a first step of forming a first fin-shaped silicon layer and a second fin-shaped silicon layer on a substrate so that the first fin-shaped silicon layer and the second fin-shaped silicon layer are connected to each other at the ends thereof to form a closed loop, forming a first insulating film around the first fin-shaped silicon layer and the second fin-shaped silicon layer, forming a first pillar-shaped silicon layer on the first fin-shaped silicon layer, and forming a second pillar-shaped silicon layer on the second fin-shaped silicon layer, the width of the first pillar-shaped silicon layer being equal to the width of the first fin-shaped silicon layer and the width of the second pillar-shaped silicon layer being equal to the width of the second fin-shaped silicon layer; a second step of, after the first step, forming n-type diffusion layers by implanting impurities in an upper portion of the first pillar-shaped silicon layer, an upper portion of the first fin-shaped silicon layer, and a lower portion of the first pillar-shaped silicon layer and forming p-type diffusion layers by implanting impurities in an upper portion of the second pillar-shaped silicon layer, an upper portion of the second fin-shaped silicon layer, and a lower portion of the second pillar-shaped silicon layer; a third step of, after the second step, forming a gate insulating film, a first polysilicon gate electrode, a second polysilicon gate electrode, and a polysilicon gate line so that the gate insulating film covers the peripheries and the tops of the first pillar-shaped silicon layer and the second pillar-shaped silicon layer, the first polysilicon gate electrode and the second polysilicon gate electrode cover the gate insulating film, and after the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line are formed, the top position of polysilicon is higher than the gate insulating film on the n-type diffusion layer formed in the upper portion of the first pillar-shaped silicon layer and higher than the gate insulating film on the p-type diffusion layer formed in the upper portion of the second pillar-shaped silicon layer; a fourth step of, after the third step, forming a silicide in an upper portion of the n-type diffusion layer in the upper portion of the first fin-shaped silicon layer and in an upper portion of the p-type diffusion layer in the upper portion of the second fin-shaped silicon layer; a fifth step of, after the fourth step, depositing an interlayer insulating film, exposing the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line, etching the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line, and then depositing a metal to form a first metal gate electrode, a second metal gate electrode, and a metal gate line, the metal gate line being connected to the first metal gate electrode and the second metal gate electrode and extending in a direction perpendicular to the first fin-shaped silicon layer and the second fin-shaped silicon layer; and a sixth step of, after the fifth step, forming a first contact and a second contact so that the first contact is in direct contact with the n-type diffusion layer in the upper portion of the first pillar-shaped silicon layer and the second contact is in direct contact with the p-type diffusion layer in the upper portion of the second pillar-shaped silicon layer.

The manufacturing method is also characterized in that in the first step, a second oxide film is deposited for forming a dummy pattern on the substrate, a first resist is formed for forming the dummy pattern, the second oxide film is etched to form the dummy pattern, the first resist is removed, a first nitride film is deposited and then etched to be left as a sidewall and to form a first nitride film sidewall around the dummy pattern, the dummy pattern is removed, the silicon substrate is etched using the first nitride film sidewall as a mask to form the first fin-shaped silicon layer and the second fin-shaped silicon layer which are connected to each other at the ends to form a closed loop, the first insulating film is formed around the first fin-shaped silicon layer and the second fin-shaped silicon layer, the first nitride film sidewall is removed, the first insulating film is etched back to expose upper portions of the first fin-shaped silicon layer and the second fin-shaped silicon layer, a second resist is formed to be perpendicular to the first fin-shaped silicon layer and the second fin-shaped silicon layer, the first fin-shaped silicon layer and the second fin-shaped silicon layer are etched, and the second resist is removed to form the first pillar-shaped silicon layer so that a portion where the first fin-shaped silicon layer and the second resist intersect at right angles becomes the first pillar-shaped silicon layer and form the second pillar-shaped silicon layer so that a portion where the second fin-shaped silicon layer and the second resist intersect at right angles becomes the second pillar-shaped silicon layer.

The manufacturing method is further characterized in that in the second step after the first step, in the whole structure after the first step, a third oxide film is deposited, a second nitride film is formed and then etched to be left as a sidewall, a third resist is formed for forming the n-type diffusion layers, impurities are implanted to form the n-type diffusion layers in an upper portion of the first pillar-shaped silicon layer and an upper portion of the first fin-shaped silicon layer, the third resist is removed, the second nitride film and the third oxide film are removed, heat treatment is performed, a fourth oxide film is deposited, a third nitride film is formed and then etched to be left as a sidewall, a fourth resist is formed for forming the p-type diffusion layers, impurities are implanted to form the p-type diffusion layers in an upper portion of the second pillar-shaped silicon layer and an upper portion of the second fin-shaped silicon layer, the fourth resist is removed, the fourth oxide film and the third nitride film are removed, and heat treatment is performed.

The manufacturing method is further characterized in that in the third step after the second step, the gate insulating film is formed to surround the pillar-shaped silicon layers, polysilicon is deposited and then planarized so that after planarization, the top surface of the polysilicon is higher than the gate insulating film on the n-type diffusion layer formed in the upper portion of the first pillar-shaped silicon layer and higher than the gate insulating film on the p-type diffusion layer formed in the upper portion of the second pillar-shaped silicon layer, a fourth nitride film is deposited, a fifth resist is formed for forming the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line, the fourth nitride film is etched, the polysilicon is etched to form the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line, the gate insulating films are etched, and the fifth resist is removed.

The manufacturing method is further characterized in that in the fourth step, in the whole structure after the third step, a fifth nitride film is deposited and then etched to be left as a sidewall, and a metal is deposited to form silicides in upper portions of the n-type diffusion layer and the p-type diffusion layer in the upper portions of the first fin-shaped silicon layer and the second fin-shaped silicon layer, respectively.

The manufacturing method is further characterized in that in the fifth step, in the whole structure after the fourth step, a sixth nitride film is deposited, the interlayer insulating film is deposited and then planarized by chemical mechanical polishing, the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line are exposed by chemical mechanical polishing, the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line are etched, a metal is deposited to be filled in portions from which the first polysilicon gate electrode, the second polysilicon gate electrode, and the polysilicon gate line have been removed, and the metal is etched to expose the gate insulating film on the n-type diffusion layer in the upper portion of the first pillar-shaped silicon layer and expose the gate insulating film on the p-type diffusion layer in the upper portion of the second pillar-shaped silicon layer, thereby forming the first metal gate electrode, the second metal gate electrode, and the metal gate line.

A semiconductor device according to an embodiment includes a first fin-shaped semiconductor layer on a substrate and a second fin-shaped semiconductor layer on the substrate, where the first fin-shaped semiconductor layer and the second fin-shaped semiconductor layer correspond to the dimensions of a sidewall pattern around a dummy pattern. A first insulating film resides around the first fin-shaped semiconductor layer and the second fin-shaped semiconductor layer. A first pillar-shaped semiconductor layer resides on the first fin-shaped semiconductor layer and a second pillar-shaped semiconductor layer resides on the second fin-shaped semiconductor layer. An n-type diffusion layer is in an upper portion of the first fin-shaped semiconductor layer and a lower portion of the first pillar-shaped semiconductor layer. An n-type diffusion layer is in an upper portion of the first pillar-shaped semiconductor layer. A p-type diffusion layer is in an upper portion of the second fin-shaped semiconductor layer and a lower portion of the second pillar-shaped semiconductor layer. A p-type diffusion layer is in an upper portion of the second pillar-shaped semiconductor layer. A first gate insulating film resides around the first pillar-shaped semiconductor layer, a first metal gate electrode resides around the gate insulating film. A second gate insulating film resides around the second pillar-shaped semiconductor layer and a second metal gate electrode resides around the gate insulating film. A metal gate line is connected to the first metal gate electrode and the second metal gate electrode and extends in a direction perpendicular to the first fin-shaped semiconductor layer and the second fin-shaped semiconductor layer.

According to the present invention, it is possible to decrease a parasitic capacitance between a gate line and a substrate, provide a CMOS SGT manufacturing method for forming nMOS SGT and pMOS SGT from one dummy pattern using a gate last process, and provide a resulting SGT structure. The manufacturing method is based on a conventional FINFET manufacturing method in which a sidewall is formed around a dummy pattern and used as a mask for etching a substrate to form a fin, thereby forming two transistors from one dummy pattern, and thus two SGTs can be easily formed from one dummy pattern.

Since the two SGTs including one serving as nMOS SGT and the other one serving as pMOS SGT are formed, one CMOS SGT can be formed from one dummy pattern, and thus CMOS SGT with high integration can be provided.

In addition, a silicide is generally formed in an upper portion of a pillar-shaped silicon layer, but a silicide must be formed after a polysilicon gate is formed because the deposition temperature of polysilicon is higher than the silicide formation temperature. Therefore, when the silicide is formed in an upper portion of a silicon column, a hole is formed on a polysilicon gate electrode after the polysilicon gate is formed, the silicide is formed after a sidewall composed of an insulating film is formed on the sidewall of the hole, and then the hole is filled with an insulating film, thereby causing the problem of increasing the number of manufacturing steps. Therefore, the diffusion layers are formed before the polysilicon gate electrode and the polysilicon gate line are formed, the pillar-shaped silicon layer is covered with the polysilicon gate electrode, and the silicide is formed only in an upper portion of the fin-shaped silicon layer. Therefore, a usual metal gate last manufacturing method can be used, in which a gate is formed using polysilicon, the interlayer insulating film is deposited, the polysilicon gate is exposed by chemical mechanical polishing and then etched, and then a metal is deposited, thereby facilitating the formation of metal gate CMOS SGT.

BRIEF DESCRIPTION OF THE DRAWING

FIG. 1A is a plan view of a semiconductor device according to the present invention, FIG. 1B is a sectional view taken along line X-X′ in FIG. 1A, and FIG. 1C is a sectional view taken along line Y-Y′ in FIG. 1A.

FIG. 2A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 2B is a sectional view taken along line X-X′ in FIG. 2A, and FIG. 2C is a sectional view taken along line Y-Y′ in FIG. 2A.

FIG. 3A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 3B is a sectional view taken along line X-X′ in FIG. 3A, and FIG. 3C is a sectional view taken along line Y-Y′ in FIG. 3A.

FIG. 4A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 4B is a sectional view taken along line X-X′ in FIG. 4A, and FIG. 4C is a sectional view taken along line Y-Y′ in FIG. 4A.

FIG. 5A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 5B is a sectional view taken along line X-X′ in FIG. 5A, and FIG. 5C is a sectional view taken along line Y-Y′ in FIG. 5A.

FIG. 6A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 6B is a sectional view taken along line X-X′ in FIG. 6A, and FIG. 6C is a sectional view taken along line Y-Y′ in FIG. 6A.

FIG. 7A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 7B is a sectional view taken along line X-X′ in FIG. 7A, and FIG. 7C is a sectional view taken along line Y-Y′ in FIG. 7A.

FIG. 8A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 8B is a sectional view taken along line X-X′ in FIG. 8A, and FIG. 8C is a sectional view taken along line Y-Y′ in FIG. 8A.

FIG. 9A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 9B is a sectional view taken along line X-X′ in FIG. 9A, and FIG. 9C is a sectional view taken along line Y-Y′ in FIG. 9A.

FIG. 10A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 10B is a sectional view taken along line X-X′ in FIG. 10A, and FIG. 10C is a sectional view taken along line Y-Y′ in FIG. 10A.

FIG. 11A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 11B is a sectional view taken along line X-X′ in FIG. 11A, and FIG. 11C is a sectional view taken along line Y-Y′ in FIG. 11A.

FIG. 12A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 12B is a sectional view taken along line X-X′ in FIG. 12A, and FIG. 12C is a sectional view taken along line Y-Y′ in FIG. 12A.

FIG. 13A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 13B is a sectional view taken along line X-X′ in FIG. 13A, and FIG. 13C is a sectional view taken along line Y-Y′ in FIG. 13A.

FIG. 14A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 14B is a sectional view taken along line X-X′ in FIG. 14A, and FIG. 14C is a sectional view taken along line Y-Y′ in FIG. 14A.

FIG. 15A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 15B is a sectional view taken along line X-X′ in FIG. 15A, and FIG. 15C is a sectional view taken along line Y-Y′ in FIG. 15A.

FIG. 16A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 16B is a sectional view taken along line X-X′ in FIG. 16A, and FIG. 16C is a sectional view taken along line Y-Y′ in FIG. 16A.

FIG. 17A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 17B is a sectional view taken along line X-X′ in FIG. 17A, and FIG. 17C is a sectional view taken along line Y-Y′ in FIG. 17A.

FIG. 18A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 18B is a sectional view taken along line X-X′ in FIG. 18A, and FIG. 18C is a sectional view taken along line Y-Y′ in FIG. 18A.

FIG. 19A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 19B is a sectional view taken along line X-X′ in FIG. 19A, and FIG. 19C is a sectional view taken along line Y-Y′ in FIG. 19A.

FIG. 20A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 20B is a sectional view taken along line X-X′ in FIG. 20A, and FIG. 20C is a sectional view taken along line Y-Y′ in FIG. 20A.

FIG. 21A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 21B is a sectional view taken along line X-X′ in FIG. 21A, and FIG. 21C is a sectional view taken along line Y-Y′ in FIG. 21A.

FIG. 22A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 22B is a sectional view taken along line X-X′ in FIG. 22A, and FIG. 22C is a sectional view taken along line Y-Y′ in FIG. 22A.

FIG. 23A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 23B is a sectional view taken along line X-X′ in FIG. 23A, and FIG. 23C is a sectional view taken along line Y-Y′ in FIG. 23A.

FIG. 24A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 24B is a sectional view taken along line X-X′ in FIG. 24A, and FIG. 24C is a sectional view taken along line Y-Y′ in FIG. 24A.

FIG. 25A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 25B is a sectional view taken along line X-X′ in FIG. 25A, and FIG. 25C is a sectional view taken along line Y-Y′ in FIG. 25A.

FIG. 26A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 26B is a sectional view taken along line X-X′ in FIG. 26A, and FIG. 26C is a sectional view taken along line Y-Y′ in FIG. 26A.

FIG. 27A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 27B is a sectional view taken along line X-X′ in FIG. 27A, and FIG. 27C is a sectional view taken along line Y-Y′ in FIG. 27A.

FIG. 28A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 28B is a sectional view taken along line X-X′ in FIG. 28A, and FIG. 28C is a sectional view taken along line Y-Y′ in FIG. 28A.

FIG. 29A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 29B is a sectional view taken along line X-X′ in FIG. 29A, and FIG. 29C is a sectional view taken along line Y-Y′ in FIG. 29A.

FIG. 30A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 30B is a sectional view taken along line X-X′ in FIG. 30A, and FIG. 30C is a sectional view taken along line Y-Y′ in FIG. 30A.

FIG. 31A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 31B is a sectional view taken along line X-X′ in FIG. 31A, and FIG. 31C is a sectional view taken along line Y-Y′ in FIG. 31A.

FIG. 32A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 32B is a sectional view taken along line X-X′ in FIG. 32A, and FIG. 32C is a sectional view taken along line Y-Y′ in FIG. 32A.

FIG. 33A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 33B is a sectional view taken along line X-X′ in FIG. 33A, and FIG. 33C is a sectional view taken along line Y-Y′ in FIG. 33A.

FIG. 34A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 34B is a sectional view taken along line X-X′ in FIG. 34A, and FIG. 34C is a sectional view taken along line Y-Y′ in FIG. 34A.

FIG. 35A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 35B is a sectional view taken along line X-X′ in FIG. 35A, and FIG. 35C is a sectional view taken along line Y-Y′ in FIG. 35A.

FIG. 36A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 36B is a sectional view taken along line X-X′ in FIG. 36A, and FIG. 36C is a sectional view taken along line Y-Y′ in FIG. 36A.

FIG. 37A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 37B is a sectional view taken along line X-X′ in FIG. 37A, and FIG. 37C is a sectional view taken along line Y-Y′ in FIG. 37A.

FIG. 38A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 38B is a sectional view taken along line X-X′ in FIG. 38A, and FIG. 38C is a sectional view taken along line Y-Y′ in FIG. 38A.

FIG. 39A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 39B is a sectional view taken along line X-X′ in FIG. 39A, and FIG. 39C is a sectional view taken along line Y-Y′ in FIG. 39A.

FIG. 40A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 40B is a sectional view taken along line X-X′ in FIG. 40A, and FIG. 40C is a sectional view taken along line Y-Y′ in FIG. 40A.

FIG. 41A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 41B is a sectional view taken along line X-X′ in FIG. 41A, and FIG. 41C is a sectional view taken along line Y-Y′ in FIG. 41A.

FIG. 42A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 42B is a sectional view taken along line X-X′ in FIG. 42A, and FIG. 42C is a sectional view taken along line Y-Y′ in FIG. 42A.

FIG. 43A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 43B is a sectional view taken along line X-X′ in FIG. 43A, and FIG. 43C is a sectional view taken along line Y-Y′ in FIG. 43A.

FIG. 44A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 44B is a sectional view taken along line X-X′ in FIG. 44A, and FIG. 44C is a sectional view taken along line Y-Y′ in FIG. 44A.

FIG. 45A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 45B is a sectional view taken along line X-X′ in FIG. 45A, and FIG. 45C is a sectional view taken along line Y-Y′ in FIG. 45A.

FIG. 46A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 46B is a sectional view taken along line X-X′ in FIG. 46A, and FIG. 46C is a sectional view taken along line Y-Y′ in FIG. 46A.

FIG. 47A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 47B is a sectional view taken along line X-X′ in FIG. 47A, and FIG. 47C is a sectional view taken along line Y-Y′ in FIG. 47A.

FIG. 48A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 48B is a sectional view taken along line X-X′ in FIG. 48A, and FIG. 48C is a sectional view taken along line Y-Y′ in FIG. 48A.

FIG. 49A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 49B is a sectional view taken along line X-X′ in FIG. 49A, and FIG. 49C is a sectional view taken along line Y-Y′ in FIG. 49A.

FIG. 50A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 50B is a sectional view taken along line X-X′ in FIG. 50A, and FIG. 50C is a sectional view taken along line Y-Y′ in FIG. 50A.

FIG. 51A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 51B is a sectional view taken along line X-X′ in FIG. 51A, and FIG. 51C is a sectional view taken along line Y-Y′ in FIG. 51A.

FIG. 52A is a plan view of a method for manufacturing a semiconductor device according to the present invention, FIG. 52B is a sectional view taken along line X-X′ in FIG. 52A, and FIG. 52C is a sectional view taken along line Y-Y′ in FIG. 52A.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A manufacturing process for forming a SGT structure according to an embodiment of the present invention is described below with reference to FIGS. 2 to 52.

A description is given of a manufacturing method for forming a first fin-shaped silicon layer and a second fin-shaped silicon layer on a substrate, forming a first insulating film around the first fin-shaped silicon layer and the second fin-shaped silicon layer, and forming a first pillar-shaped silicon layer on the first fin-shaped silicon layer and forming a second pillar-shaped silicon layer on the second fin-shaped silicon layer.

As shown in FIGS. 2A-2C, a second oxide film 102 is formed for forming a dummy pattern on a silicon substrate 101. A nitride film or a laminated film of an oxide film and polysilicon may be used.

As shown in FIGS. 3A-3C, a first resist 103 is formed for forming the dummy pattern.

As shown in FIGS. 4A-4C, the second oxide film 102 is etched to form the dummy pattern 102.

As shown in FIGS. 5A-5C, the first resist 103 is removed.

As shown in FIGS. 6A-6C, a first nitride film 104 is deposited.

As shown in FIGS. 7A-7C, the first nitride film 104 is etched to be left as a sidewall. Consequently, a first nitride film sidewall 104 is formed around the dummy pattern 102. The first nitride film sidewall 104 is used for etching silicon to form a first fin-shaped silicon layer 106 and a second fin-shaped silicon layer 105 which are connected to each other at the ends thereof to form a closed loop.

As shown in FIGS. 8A-8C, the dummy pattern 102 is removed.

As shown in FIGS. 9A-9C, the silicon substrate 101 is etched using the first nitride film sidewall 104 as a mask to form the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105 which are connected to each other at the ends thereof to form a closed loop.

As shown in FIGS. 10A-10C, a first insulating film 107 is formed around the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105. As the first insulating film, an oxide film formed by high-density plasma, or an oxide film formed by low-pressure chemical vapor deposition may be used.

As shown in FIGS. 11A-11C, the first nitride film sidewall 104 is removed. When the first nitride film sidewall 104 is removed during silicon etching or deposition of the oxide film, this step is not required.

As shown in FIGS. 12A-12C, the first insulating film 107 is etched back to expose an upper portion of the first fin-shaped silicon layer 106 and an upper portion of the second fin-shaped silicon layer 105.

As shown in FIGS. 13A-13C, a second resist 108 is formed so as to be perpendicular to the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105. A portion where each of the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105 intersects at right angles the second resist 108 becomes a pillar-shaped silicon layer. Since a linear resist can be used, the resist is unlikely to fall after patterning, thereby realizing a stable process.

As shown in FIGS. 14A-14C, the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer are etched. A portion where the first fin-shaped silicon layer 106 and the second resist 108 intersect at right angles becomes a first pillar-shaped silicon layer 110. A portion where the second fin-shaped silicon layer 105 and the second resist 108 intersect at right angles becomes a second pillar-shaped silicon layer 109. Therefore, the width of the first pillar-shaped silicon layer 110 is equal to the width of the first fin-shaped silicon layer 106. Also, the width of the second pillar-shaped silicon layer 109 is equal to the width of the second fin-shaped silicon layer 105.

As a result, a structure is formed, in which the first pillar-shaped silicon layer 110 is formed in an upper portion of the first fin-shaped silicon layer 106, the second pillar-shaped silicon layer 109 is formed in an upper portion of the second fin-shaped silicon layer 105, and the first insulating film 107 is formed around the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105.

As shown in FIGS. 15A-16C, the second resist 108 is removed.

Next, a description is given of a manufacturing method in which in order to use a gate-last process, n-type diffusion layers are formed by implanting impurities in an upper portion of the first pillar-shaped silicon layer 110, an upper portion of the first fin-shaped silicon layer 106, and a lower portion of the first pillar-shaped silicon layer 110, and p-type diffusion layers are formed by implanting impurities in an upper portion of the second pillar-shaped silicon layer 109, an upper portion of the second fin-shaped silicon layer 105, and a lower portion of the second pillar-shaped silicon layer 109.

As shown in FIGS. 16A-16C, a third oxide film 111 is deposited, and a second nitride film 112 is formed. Since upper portions of the pillar-shaped silicon layers are subsequently covered with a gate insulating film and polysilicon gate electrodes, diffusion layers are formed in upper portions of the pillar-shaped silicon layers before covering of the pillar-shaped silicon layers.

As shown in FIGS. 17A-17C, the second nitride film 112 is etched to be left as a sidewall.

As shown in FIGS. 18A-18C, a third resist 113 is formed for forming the n-type diffusion layers by impurity implantation in an upper portion of the first pillar-shaped silicon layer 110, an upper portion of the first fin-shaped silicon layer 106, and a lower portion of the first pillar-shaped silicon layer 110.

As shown in FIGS. 19A-19C, impurities such as arsenic or phosphorus are implanted to form a n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and n-type diffusion layers 116 and 117 in an upper portion of the first fin-shaped silicon layer 106.

As shown in FIGS. 20A-20C, the third resist 113 is removed.

As shown in FIGS. 21A-21C, the second nitride film 112 and the third oxide film 111 are removed.

As shown in FIGS. 22A-22C, heat treatment is performed. The n-type diffusion layers 116 and 117 in an upper portion of the first fin-shaped silicon layer 106 are brought into contact with each other to form a n-type diffusion layer 118.

As shown in FIGS. 23A-23C, a fourth oxide film 119 is deposited, and a third nitride film 120 is formed. Since upper portions of the pillar-shaped silicon layers are subsequently covered with a gate insulating film and polysilicon gate electrodes, diffusion layers are formed in upper portions of the pillar-shaped silicon layers before the pillar-shaped silicon layers are covered.

As shown in FIGS. 24A-24C, the third nitride film 120 is etched to be left as a sidewall.

As shown in FIGS. 25A-25C, a fourth resist 121 is formed for forming the p-type diffusion layers by impurity implantation in an upper portion of the second pillar-shaped silicon layer 109, an upper portion of the second fin-shaped silicon layer 105, and a lower portion of the second pillar-shaped silicon layer 109.

As shown in FIGS. 26A-26C, impurities such as boron are implanted to form a p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, and p-type diffusion layers 123 and 124 in an upper portion of the second fin-shaped silicon layer 105.

As shown in FIGS. 27A-27C, the fourth resist 121 is removed.

As shown in FIGS. 28A-28C, the third nitride film 120 and the fourth oxide film 119 are removed.

As shown in FIGS. 29A-29C, heat treatment is performed. The p-type diffusion layers 123 and 124 in an upper portion of the second fin-shaped silicon layer 105 are brought into contact with each other to form a n-type diffusion layer 125.

As described above, in order to use the gate-last process, the n-type diffusion layers 115 and 118 are formed by impurity implantation in an upper portion of the first pillar-shaped silicon layer 110 and in an upper portion of the first fin-shaped silicon layer 106 and a lower portion of the first pillar-shaped silicon layer 110, and the p-type diffusion layers 122 and 125 are formed by impurity implantation in an upper portion of the second pillar-shaped silicon layer 109 and in an upper portion of the second fin-shaped silicon layer 105 and a lower portion of the second pillar-shaped silicon layer 109.

Since nMOS SGT and pMOS SGT can be formed as described above, a CMOS SGT can be formed from one dummy pattern.

In addition, when the line width of the dummy pattern is minimum feature size F, the distance between the first pillar-shaped silicon layer 110 and the second pillar-shaped silicon layer 109 is the minimum feature size F. Therefore, an allowance for alignment of a resist mask for impurity implantation can be made F/2, thereby making it easy to separate between pMOS and nMOS elements.

Next, a description is given of a manufacturing method for forming a first polysilicon gate electrode 127 a, a second polysilicon gate electrode 127 b, and a polysilicon gate line 127 c using polysilicon in order to use the gate-last process. In order to use the gate-last process, an interlayer insulating film is deposited, and then the polysilicon gate electrodes and the polysilicon gate line are exposed by chemical mechanical polishing. Therefore, it is necessary to prevent upper portions of the pillar-shaped silicon layers from being exposed by chemical mechanical polishing.

As shown in FIGS. 30A-30C, a gate insulating film 126 is formed, and polysilicon 127 is deposited and then planarized. After planarization, the top position of the polysilicon 127 is higher than the gate insulating film 126 disposed on the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and higher than the gate insulating film 126 disposed on the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109. As a result, when in order to use the gate-last process, the polysilicon gate electrodes and the polysilicon gate line are exposed by chemical mechanical polishing after the interlayer insulating film is deposited, the upper portions of the pillar-shaped silicon layers are not exposed by chemical mechanical polishing.

In addition, a fourth nitride film 128 is deposited. The fourth nitride film 128 is a film which inhibits the formation of silicide in upper portions of the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c when the silicide is formed in upper portions of the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105.

As shown in FIGS. 31A-31C, a fifth resist 129 is formed for forming the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c. A portion corresponding to the gate line is preferably perpendicular to the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105. This is because a parasitic capacitance between the gate line and the substrate is decreased.

As shown in FIGS. 32A-32C, the fourth nitride film 128 is etched, and the polysilicon 127 is etched to form the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c.

As shown in FIGS. 33A-33C, the gate insulating film 126 is etched.

As shown in FIGS. 34A-34C, the fifth resist 129 is removed.

The manufacturing method for forming, using polysilicon, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c in order to use the gate-last process is described above. After the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are formed, the top position of polysilicon is higher than the gate insulating film 126 on the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and higher than the gate insulating film 126 on the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109.

Next, a manufacturing method for forming silicides in an upper portion of the n-type diffusion layer 118 formed in an upper portion of the first fin-shaped silicon layer 106 and in an upper portion of the p-type diffusion layer 125 formed in an upper portion of the second fin-shaped silicon layer 105 is described.

A silicide is not formed in upper portions of the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c, in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109. When the silicide is formed in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, the manufacturing process is enlarged.

As shown in FIGS. 35A-35C, a fifth nitride film 130 is deposited.

As shown in FIGS. 36A-36C, the fifth nitride film 130 is etched to be left as a sidewall.

As shown in FIGS. 37A-37C, a metal such as nickel or cobalt is deposited to form silicide 131 in upper portions of the n-type diffusion layer 118 and the p-type diffusion layer 125 formed in upper portions of the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105, respectively. At this time, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are covered with the fifth nitride film 130 and the fourth nitride film 128, and the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109 are covered with the gate insulating film 126, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c, and thus a silicide is not formed in these portions.

The manufacturing method for forming a silicide in an upper portion of the n-type diffusion layer 118 in an upper portion of the first fin-shaped silicon layer 106 and in an upper portion of the p-type diffusion layer 125 in an upper portion of the second fin-shaped silicon layer 105 is described above.

Next, a gate-last manufacturing method is described, in which after an interlayer insulting film 133 is deposited, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are exposed, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are etched, and then a metal is deposited to form a first metal gate electrode 134 a, a second metal gate electrode 134 b, and a metal gate line 134 c.

As shown in FIGS. 38A-38C, a sixth nitride film 132 is deposited for protecting the silicide 131.

As shown in FIGS. 39A-39C, an interlayer insulating film 133 is deposited and then planarized by chemical mechanical polishing.

As shown in FIGS. 40A-40C, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are exposed by chemical mechanical polishing.

As shown in FIGS. 41A-41C, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are etched. Wet etching is preferred.

As shown in FIGS. 42A-42C, a metal 134 is deposited and then planarized to fill, with the metal 134, portions from which the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c have been removed. Atomic layer deposition is preferably used.

As shown in FIGS. 43A-43C, the metal 134 is etched to expose the gate insulating film 126 formed on the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and expose the gate insulating film 126 formed on the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109. Consequently, the first metal gate electrode 134 a, the second metal gate electrode 134 b, and the metal gate line 134 c are formed.

The gate-last manufacturing method is described above, in which after the interlayer insulating film 133 is deposited, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are exposed, the first polysilicon gate electrode 127 a, the second polysilicon gate electrode 127 b, and the polysilicon gate line 127 c are etched, and then the metal 134 is deposited to form the first metal gate electrode 134 a, the second metal gate electrode 134 b, and the metal gate line 134 c.

Next, a manufacturing method for forming a contact is described. Since a silicide is not formed in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, a first contact is brought into direct contact with the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and a second contact is brought into direct contact with the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109.

As shown in FIGS. 44A-44C, an interlayer insulating film 135 is deposited and then planarized.

As shown in FIGS. 45A-45C, a sixth resist 136 is formed for forming a first contact hole 138 on the first pillar-shaped silicon layer 110 and a second contact hole 137 on the second pillar-shaped silicon layer 109. Then, the interlayer insulating film 135 is etched to form the first contact hole 138 and the second contact hole 137.

As shown in FIGS. 46A-46C, the sixth resist 136 is removed.

As shown in FIGS. 47A-47C, a seventh resist 139 is formed for forming a third contact hole 140 and a fourth contact hole 141 on the metal gate line 134 c and on the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105.

As shown in FIGS. 48A-48C, the interlayer insulating films 135 and 133 are etched to form the third contact hole 140 and the fourth contact hole 141.

As shown in FIGS. 49A-49C, the seventh resist 139 is removed, and the sixth nitride film 132 and the gate insulating film 126 are etched to expose the silicide 131, the n-type diffusion layer 115, and the p-type diffusion layer 122. Then, a metal is deposited to form a first contact 144, a second contact 143, a third contact 142, and a fourth contact 145.

The manufacturing method for forming contacts is described above.

Since a silicide is not formed in the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110 and in the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109, the first contact is brought into direct contact with the n-type diffusion layer 115 in an upper portion of the first pillar-shaped silicon layer 110, and the second contact is brought into direct contact with the p-type diffusion layer 122 in an upper portion of the second pillar-shaped silicon layer 109.

Next, a manufacturing method for forming a metal wiring layer is described.

As shown in FIGS. 50A-50C, a metal 146 is deposited.

As shown in FIGS. 51A-51C, eighth resists 147, 148, 149, and 150 are formed for forming the metal wiring, and the metal 146 is etched to form metal wirings 151, 152, 153, and 154.

As shown in FIGS. 52A-52C, the eighth resists 147, 148, 149, and 150 are removed.

The manufacturing method for forming metal wiring layers is described above.

The result of the above-described manufacturing method is shown in FIGS. 1A-1C.

The resulting structure includes: the first fin-shaped silicon layer 106 formed on the substrate 101 and the second silicon layer 105 formed on the substrate 101, the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105 being connected to each other at the ends thereof to form a closed loop; the first insulating film 107 formed around the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105; the first pillar-shaped silicon layer 110 formed on the first fin-shaped silicon layer 106; the second pillar-shaped silicon layer 109 formed on the second fin-shaped silicon layer 105, the width of the first pillar-shaped silicon layer 110 being equal to the width of the first fin-shaped silicon layer 106 and the width of the second pillar-shaped silicon layer 109 being equal to the width of the second fin-shaped silicon layer 105; the n-type diffusion layer 118 formed in an upper portion of the first fin-shaped silicon layer 106 and a lower portion of the first pillar-shaped silicon layer 110; the n-type diffusion layer 115 formed in an upper portion of the first pillar-shaped silicon layer 110; the p-type diffusion layer 125 formed in an upper portion of the second fin-shaped silicon layer 105 and a lower portion of the second pillar-shaped silicon layer 109; the p-type diffusion layer 122 formed in an upper portion of the second pillar-shaped silicon layer 109; the silicide 131 formed in upper portions of the n-type diffusion layer 118 and the p-type diffusion layer 125 in an upper portion of the first fin-shaped silicon layer 106 and in an upper portion of the second fin-shaped silicon layer 105; the gate insulating film 126 formed around the first pillar-shaped silicon layer 110 and the first metal gate electrode 134 a formed around the gate insulating film 126; the gate insulating film 126 formed around the second pillar-shaped silicon layer 109 and the second metal gate electrode 134 b formed around the gate insulating film 126; the metal gate line 134 c connected to the first metal gate electrode 134 a and the second metal gate electrode 134 b and extending in a direction perpendicular to the first fin-shaped silicon layer 106 and the second fin-shaped silicon layer 105; and the first contact 144 formed on the n-type diffusion layer 115 formed in an upper portion of the first pillar-shaped silicon layer 110 and the second contact 143 formed on the p-type diffusion layer 122 formed in an upper portion of the second pillar-shaped silicon layer 109, the first contact 144 being in direct contact with the n-type diffusion layer 115 formed in an upper portion of the first pillar-shaped silicon layer 110 and the second contact 143 being in direct contact with the p-type diffusion layer 122 formed in an upper portion of the second pillar-shaped silicon layer 109.

As described above, it is possible to decrease a parasitic capacitance between a gate line and a substrate and provide a CMOS SGT manufacturing method for forming a nMOS SGT and a pMOS SGT from one dummy pattern using a gate-last process and provide a resulting SGT structure.

In the present invention, various embodiments and modifications can be made without deviating from the broad spirit and scope of the present invention. The above-described embodiment is illustrative of an example of the present invention, and does not limit the scope of the present invention.

In addition, it is apparent to persons skilled in the art that the technical scope of the present invention includes an embodiment where the conductivity types of p-type (including p+ type) and n-type (including n+ type) are reversed to those in the above description. 

The invention claimed is:
 1. A semiconductor device comprising: a first fin-shaped semiconductor layer on a substrate; a second fin-shaped semiconductor layer on the substrate, where the first fin-shaped semiconductor layer and the second fin-shaped semiconductor layer correspond to the dimensions of a sidewall pattern around a dummy pattern; a first insulating film around the first fin-shaped semiconductor layer and the second fin-shaped semiconductor layer; a first pillar-shaped semiconductor layer on the first fin-shaped semiconductor layer; a second pillar-shaped semiconductor layer on the second fin-shaped semiconductor layer; an n-type diffusion layer in an upper portion of the first fin-shaped semiconductor layer and a lower portion of the first pillar-shaped semiconductor layer; an n-type diffusion layer in an upper portion of the first pillar-shaped semiconductor layer; a p-type diffusion layer in an upper portion of the second fin-shaped semiconductor layer and a lower portion of the second pillar-shaped semiconductor layer; a p-type diffusion layer in an upper portion of the second pillar-shaped semiconductor layer; a first gate insulating film around the first pillar-shaped semiconductor layer; a first metal gate electrode around the first gate insulating film; a second gate insulating film around the second pillar-shaped semiconductor layer; a second metal gate electrode around the second gate insulating film; a metal gate line connected to the first metal gate electrode and the second metal gate electrode and extending in a direction perpendicular to the first fin-shaped semiconductor layer and the second fin-shaped semiconductor layer. 